1. G. E. Moore, Cramming more Components onto Integrated Circuits, Electronics, 114–117, (1965).
2. D. W. Wall, Limits of Instruction-Level Parallelism, WRL Research Report 93/6, Digital Western Research Laboratory, Palo Alto, CA (1993).
3. J. D. Davis et. al., Maximizing CMT Throughput with Mediocre Cores in Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pp.51–62 (Sep. 2005).
4. Standard Performance Evaluation Corporation, SPEC*, http://www.spec. org, Warrenton, VA.
5. Transaction Processing Performance Council. TPC Benchmark C, Standard Specification Revision 3.6 (October 1999).