Author:
Keramidas Georgios,Datsios Chrysovalantis
Publisher
Springer Science and Business Media LLC
Subject
Information Systems,Theoretical Computer Science,Software
Reference26 articles.
1. Abella, J., Gonzalez, A., Vera, X., O’Boyle, M.F.P.: IATAC: a smart predictor to turn-off L2 cache lines. ACM Trans. Archit. Code Optim. 2, 55–77 (2005)
2. Albonesi, D.H.: Selective cache ways: on-demand cache resource allocation. In: Proceedings of the International Symposium on Microarchitecture (1999)
3. Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: Proceedings of the International Symposium on Computer Architecture (2000)
4. Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.: Dynamically managing the communication-parallelism trade-off in future clustered processors. In: Proceedings of the International Symposium on Computer Architecture (2003)
5. Burd, T., Brodersen, R.: Design issues for dynamic voltage scaling. In: Proceedings of the International Symposium on Low Power Electronics and Design (2000)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献