Author:
Fang Hongyu,Dayapule Sai Santosh,Yao Fan,Doroslovački Miloš,Venkataramani Guru
Funder
US National Science Foundation
Semiconductor Research Corp.
Publisher
Springer Science and Business Media LLC
Subject
Information Systems,Theoretical Computer Science,Software
Reference61 articles.
1. Alagappan, M., Rajendran, J.J.V., Doroslovački, M., Venkataramani, G.: DFS covert channels on multi-core platforms. In: 25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2017)
2. Anati, I., Gueron, S., Johnson, S., Scarlata, V.: Innovative technology for CPU based attestation and sealing. In: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, vol. 13 (2013)
3. Andreou, A., Bogdanov, A., Tischhauser, E.: Cache timing attacks on recent microarchitectures. In: IEEE International Symposium on Hardware Oriented Security and Trust (2017)
4. Andreou, A., Bogdanov, A., Tischhauser, E.: Cache timing attacks on recent microarchitectures. In: Hardware Oriented Security and Trust (HOST), 2017 IEEE International Symposium on. IEEE (2017)
5. Bao, C., Srivastava, A.: 3D integration: new opportunities in defense against cache-timing side-channel attacks. In: IEEE International Conference on Computer Design (2015)
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献