1. R. Rajsuman,’ IDDQ Testing for CMOS VLSI', IEEE Proceedings, Volume 88 Number 4, April 2000, pp 544–566.
2. A.C. Miller, ‘IDDQ Testing Deep Submicron Integrated Circuits', Proceedings International Test Conference, 1999, pp 724–729.
3. A.E Gattiker, W. Maly, ‘Current Signature Applications', Proceedings International Test Conference, 1998, pp 1168–1177.
4. P. Maxwell, P. O'Neill,’ Current Ratio — A Self Scaling Technique for production IDDQ Testing', Proceedings International Test Conference, 1999, pp 738–746.
5. A.K. Sharma,’ Semiconductor memories: Technology, Testing and Reliability', IEEE Press, ISBN 0-7803-1600-4.