Author:
Hao Yanan,Yang Haigang,Cui Xiuhai,Tan Yitao,Lu Baozhu
Publisher
Springer Science and Business Media LLC
Reference20 articles.
1. Leiserson C E, Saxe J B. Retiming synchronous circuitry [J]. Algorithmica, 1991, 6(1): 5–35.
2. Wang J, Zhou H. An efficient incremental algorithm for min-area retiming[C]. In: Proceedings of the 45th Annual Design Automation Conference. Anaheim, USA, 2008. 528–533.
3. Hurst A P, Mishchenko A, Brayton R. Minimizing implementation costs with end-to-end retiming[C]. In: Proceedings of the International Workshop on Logic and Synthesis. San Diego, USA, 2007. 9–16.
4. Debasish Das, Wang J, Zhou H. iRetILP: An efficient incremental algorithm for min-period retiming under general delay model[C]. In: Proceedings of the 15th Asia and South Pacific Design Automation Conference. Taiwan, China, 2010. 61–67.
5. In-Ho Moon. Compositional verification of retiming and sequential optimizations[C]. In: Proceedings of the 45th Annual Design Automation Conference. Anaheim, USA, 2008. 131–136.