Author:
Drechsler Nicole,Drechsler Rolf
Publisher
Kluwer Academic Publishers
Reference16 articles.
1. Ashar, P. and Malik, S. (1995). Fast functional simulation using branching programs. In Int’l Conf. on CAD, pages 408–412.
2. Bentley, B. (2001). Validating the Intel Pentium 4 microprocessor. In Design Automation Conf., pages 244–248.
3. Biere, A., Cimatti, A., Clarke, E.M., Fujita, M., and Zhu, Y. (1999). Symbolic model checking using SAT procedures instead of BDDs. In Design Automation Conf., pages 317–320.
4. Burch, J.R., Clarke, E.M., McMillan, K.L., and Dill, D.L. (1990). Sequential circuit verification using symbolic model checking. In Design Automation Conf., pages 46–51.
5. Corno, F., Prinetto, P., Rebaudengo, M., and Reorda, M.S. (1996a). GATTO: A genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans. on CAD, 15(8):991–1000.