1. Cichon, G., Robelly, P., Seidel, H., Bronzel, M., Fettweis, G.: Synchronous transfer architecture (STA). In: Vassiliadis, S. (ed.) Lecture Notes on Computer Science, pp. 343–352. Springer-Verlag, Berlin, Germany (2004)
2. Robelly, P., Cichon, G., Seidel, H., Fettweis, G.: A hw/sw design methodology for embedded simd vector signal processors. International Journal of Embedded Systems IJES (2005)
3. Tolimieri, R., An, M., Lu, C.: Algorithms for Discrete Fourier Transform and Convolution. Springer, Berlin (1997)
4. Franchetti, F., Pueschel, M.: Short vector code generation for discrete fourier transform. In: Proc. International Parallel and Distributed Processing Symposium (IPDPS), pp. 58–67 (2003)
5. Weiss, M., Fettweis, G.: Dynamic codewidth reduction for vliw instruction set architectures in digital signal processors. In: Proc. of the 3rd Int. Workshop in Signal and Image Processing IWSIP 1996, pp. 571–520 (1996)