Author:
Narula Mandeep Singh,Pandey Archana
Publisher
Springer Science and Business Media LLC
Subject
Electronic, Optical and Magnetic Materials
Reference38 articles.
1. Kumar A, Saini S, Gupta A, Gupta N, Tripathi MM, Chaujar R (2020) Sub-10 nm high-k dielectric SOI-FinFET for High Performance low power applications. International Conference on Signal Processing and Communication: 310–314
2. Sreenivasulu B, Narendar V (2021) Performance improvement of spacer engineered n-type SOI FinFET at 3- nm gate length. International Journal of Electronic Communication 137:153803
3. Munjal S, Prakash NR, Kaur J (2021) Evolution of junctionless field effect transistors in semiconductor industry: a review. International Journal of Innov Sci Eng Technol 8(8):94–103
4. Das UK, Bhattacharyya TK (2020) Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET. IEEE Tran Electron Devices 67(6):2633–2638
5. Mohan C, Choudhary S, Prasad B (2017) Gate all around FET: an alternative of FinFET for future technology nodes. Int J Adv Res Sci Eng 6(7):561–569
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献