The hierarchical task graph as a universal intermediate representation-Reference-Cited by-同舟云学术

The hierarchical task graph as a universal intermediate representation

Published:1994-10 Issue:5 Volume:22 Page:519-551
ISSN:0885-7458
Container-title:International Journal of Parallel Programming
language:en
Short-container-title:Int J Parallel Prog

Author:

Girkar Milind,Polychronopoulos Constantine D.

Publisher

Springer Science and Business Media LLC

Subject

Information Systems,Theoretical Computer Science,Software

Link

http://link.springer.com/content/pdf/10.1007/BF02577777.pdf

Reference37 articles.

1. M. Furnari, Compiling scheme into the HTG, InProc. of the 1992 Workshop on Parallel Languages and Compilers (August 1991).

2. M. Girkar, Functional Parallelism: Theoretical Foundations and Implementation, PhD. Thesis, Center for Supercomputing Research and Development, University of Illinois, Urbana-Champaign (January 1992).

3. J. Moreira, The Design and Performance of an Auto-scheduling Environment, PhD. Thesis, Center for Supercomputing Research and Development, University of Illinois, Urbana-Champaign, In pregaration, (September 1993).

4. C. Beckmann, Hardware and Software for Functional and Fine Grain Parallelism, PhD. Thesis, Center for Supercomputing Research and Development, University of Illinois, Urbana-Champaign (1993).

5. A. V. Aho, R. Sethi and J. D. Ullman,Compilers: Principles, Techniques and Tools, Addison-Wesley, Reading, Massachusetts (March 1986).

Cited by 32 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Flexible-Granularity Task Graph Representation and Its Generation from C Applications (WIP);Proceedings of the 25th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems;2024-06-20

2. A Flexible Graph Language for a Model-Based Semi-Automatic CGRA Compilation Flow;2023 Forum on Specification & Design Languages (FDL);2023-09-13

3. A Multi-stage Hybrid Approach for Mapping Applications on Heterogeneous Multi-core Platforms;2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC);2022-10-03

4. Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications;Journal of Aerospace Information Systems;2019-11

5. Software defined architectures for data analytics;Proceedings of the 24th Asia and South Pacific Design Automation Conference;2019-01-21