1. Paxson V, Sommer R, Weaver N (2007) An architecture for exploiting multi-core processors to parallelize network intrusion prevention. In: Proceedings of the 2007 IEEE Sarnoff symposium, Nassau Inn, Princeton, NJ, pp 1–7
2. Haagdorens B, Vermeiren T, Goossens M (2004) Improving the performance of signature-based network intrusion detection sensors by multi-threading. In: Proceedings of the 5th international workshop on information security applications, Jeju Island, Korea, vol 3325, pp 188–203
3. Kruegel C et al (2002) Stateful intrusion detection for high-speed networks. In: Proceedings of the 2002 IEEE symposium on security and privacy, Oakland, California, pp 285–264
4. Xinidis K et al (2005) Design and implementation of a high-performance network intrusion prevention system. In: Proceedings of the 20th international information security conference, Chiba, Japan, vol 181, pp 1571–5736
5. Colajanni M, Marchetti M (2006) A parallel architecture for stateful intrusion detection in high traffic networks. In: Proceedings of the IEEE/IST workshop on monitoring, attack detection and mitigation, Tuebingen, Germany