Publisher
Springer Science and Business Media LLC
Reference44 articles.
1. Xu C, Liu Y, Yang Y (2019) Srnoc: an ultra-fast configurable fpga-based noc simulator using switch-router architecture. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10):2798–2811
2. Ogras UY, Bogdan P, Marculescu R (2010) An analytical approach for network-on-chip performance analysis. IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst. 29(12):2001–2013
3. Lee HG, Chang N, Ogras UY, Marculescu R (2008) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 12(3):1–20
4. Dally WJ, Towles B (2001) Route packets, not wires: on-chip inteconnection networks. In: Proceedings of the 38th Annual Design Automation Conference, pp. 684–689
5. Hemani A, Jantsch A, Kumar S, Postula A, Oberg J, Millberg M, Lindqvist D (2000) Network on chip: An architecture for billion transistor era. In: Proceeding of the IEEE NorChip Conference, vol. 31, p. 0