1. Kongetira P, Aingaran K, Olukotun K (2005) Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25:21–29
2. Gochman S, Mendelson A, Naveh A, Rotem E (2006) Introduction to Intel core duo processor architecture. Intel Technol J 10:89–97
3. Amamiya S, Izumi M, Matsuzaki T, Amamiya M (2006) The fuce processor: The execution model and the programming methodology. In: The 2006 intl conf on parallel and distributed processing techniques and applications, 2006, pp 485–491
4. Amamiya S, Izumi M, Matsuzaki T, Hasegawa R, Amamiya M (2007) Fuce: The continuation-based multithreading processor. In: Proceedings of the 4th international conference on computing frontiers 2007, pp 213–224
5. Sakai S, Yamaguchi Y, Hiraki K, Kodama Y, Yuba T (1989) An architecture of a dataflow single chip processor. In: ISCA ’89: proceedings of the 16th annual international symposium on computer architecture. ACM Press, New York, pp 46–53