1. Shang L, Peh L-S, Jha NK (2003) Dynamic voltage scaling with links for power optimization of interconnection networks. In: 9th international symposium on high-performance computer architecture, p 91
2. Black B et al (2006) Die stacking (3D) microarchitecture. In: Proc int symp microarchitecture, Dec 2006, pp 469–479
3. Li F, Nicopoulos C, Richardson T, Xie Y, Narayanan V, Kandemir M (2006) Design and management of 3D chip multiprocessors using network-in-memory. In: Proc int symp computer architecture, June 2006, pp 130–141
4. Kgil T, D’Souza S, Saidi A, Binkert N, Dreslinski R, Mudge T, Reinhardt S, Flautner K (2006) PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor. In: Proc int conf architectural support for programming languages and operating systems, Oct 2006, pp 117–128
5. Kim J, Nicopoulos C, Park D, Das R, Xie Y, Narayanan V, Yousif MS, Das CR (2007) A novel dimensionally decomposed router for on-chip communication in 3D architectures. In: Proc int symp computer architecture, June 2007, pp 138–149