1. Sangyeun Cho, Sanghyun Park, Sangwoo Kim, Yongchun Kim, Seh-Woong Jeong, Bong-Young Chung, Hyung-Lae Roh, Chang-Ho Lee, Hoon-Mo Yang, Sung-Ho Kwak, and Moon-Key Lee. CalmRISCTM-32: A 32-BIT LOW-POWER MCU CORE. IEEE Proceeding of AP-ASIC2000, Korea, Aug. 2000
2. Ta-Chung Chang. A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processor. Jernal of Electronic Testing, 2000.
3. G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An instruction set description language for retargetability. Proc. of DAC, June 1997.
4. A. Halambi et al. Expression: A Language for Architecture Exploration through Compiler/Simulator Retargetability. Proc. DATE’99, Munich, Germany, Mar. 1999.
5. Changho Lee, Hoon-Mo Yang, et al., Efficient random vector verification method for an embedded 32bit RISC Core. Proc. of AP-ASIC’2000, Cheju, Korea, Aug. 2000, pp. 291–294.