1. Liu M, Kuehn W, Lu Z, Jantsch A (2009) Run-time partial reconfiguration speed investigation and architectural design space exploration. In: Proceedings of IEEE international conference on field programmable logic and applications
2. Claus C, Zhang B, Stechele W, Braun L, Hubner M, Becker J (2008) A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: Proceedings of IEEE international conference on field programmable logic and applications
3. Paulsson K, Hubner M, Auer G, Dreschmann M, Chen L, Becker J (2007) Implementation of a virtual internal configuration access port (JCAP) for enabling partial self-reconfiguration on Xilinx Spartan II FPGAs. In: Proceedings of international conference on field programmable logic and applications
4. Virtex-4 FPGA User Guide: http://www.xilinx.com/support/documentation/user_guides/ug070.pdf
5. Li Z, Hauck S (2001) Configuration compression for Virtex FPGAs. In: Proceedings of the IEEE symposium on field-programmable custom computing machines