1. ajile Systems. aj?100 Datasheet, 2000. http://www.ajile.com/
2. F. Campi, R. Canegallo, and R. Guerrieri. IP-reusable 32-bit VLIW Risc core. In European Solid State Circuits Conference (ESSCIRC), Sept. 2001, pp. 456?459.
3. Y. Chou, P. Pillai, H. Schmit, and H. P. Shen. Piperench implementation of the instruction path coprocessor. In Proceedings of the 33th Annual International Symposium on Microarchitecture, pp. 147?158, Monterey, Dec. 2000.
4. C. Ebeling, D. C. Cronquist, and P. Franklin. Rapid?Reconfigurable pipelined datapath. In R. W. Hartenstein and M. Glesner, eds., Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, pp. 126?135, Berlin, Springer Verlag, 1996.
5. S. Gatzka, C. Hochberger, and H. Kopp. Deployment of middleware in resource constrained embedded systems. In Tagungsband der GI/OCG-Jahrestagung ?Informatik 2001?, pp. 223?231, Wien (Österreich), September 2001. Österreichische Computer Gesellschaft.