1. Blank, T., Stefik, M., and vanCleemput, W. 1981. A parallel bit map processor architecture for DA algorithms. InConference Proceedings?The 18th Design Automation Conference, ACE/IEEE, pp. 837?845.
2. Dunigan, T.H. 1987. Hypercube performance. InConference Proceedings?Hyper cube Multiprocessors 1987 (Knoxville, Sept. 29?Oct. 1, 1986), SIAM, pp. 178?192.
3. Iosupovici, A. 1986. A class of array architectures for hardware grid routers.IEEE Trans. CAD, CAD-5,2 (Apr.), 245?255.
4. Mudge, T.N., Ratenbar, R.A., Lougheed, R.M., and Atkins, D.E. 1982. Cellular image processing techniques for VLSI circuit layout validation and routing. InConference Proceedings?The 19th Design Automation Conference, ACE/IEEE, pp. 537?543.
5. Nair, R., Hong, S.J., Liles, S., and Villani, R. 1982. Global wiring on a wire routing machine. InConference Proceedings?The 19th Design Automation Conference, ACE/IEEE, pp. 224?231.