Author:
Huang Jyh-Ming,Yang Ted C.
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. Chean, M., Fortes, Jose A. B.: A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays. IEEE Computers, Vol. 23 (1990) 55–69
2. Chen, Y.Y., Upadhyaya, S. J.: Reliability, Reconfiguration, and Spare Allocation Issues in Binary-Tree Architectures Based on Multiple-Level Redundancy. IEEE Trans. on Computers, Vol. 42, no. 6 (1993) 713–723.
3. Chen, Y.Y., Upadhyaya, S. J.: A comprehensive Reconfiguration Scheme for Fault Tolerant VLSI/WSI Array Proccessors, IEEE Trans. on Computers, Vol. 46, no. 12 (1997) 1363–1371
4. Chung, F.R.K., Leighton, F.T., Rosenberg, A.L.: Diogenes: A Methodology for Designing Fault-Tolerant VLSI Processor Arrays, FTCS-13 (1983) 26–32
5. Huang, K.: Advanced Computer Architecture: Parallelism, Scalability, Programmability. Intl’s Edition, McGraw-Hill (1993)