1. Adams, E. and Kulisch, U.Scientific computing with automatic result verification. Academic Press, 1993, pp. 1–12.
2. Anderson, F. S. et al.The IBM System/360 Model 91: floating point execution unit. IBM Journal of Research and Development11 (1967), pp. 24–53.
3. Bickerstaff, K. C., Schulte, M. J., and Swartzlander, E. E.Reduced area multipliers. In: “Proceedings 1993 Application Specific Array Processors”, 1993, pp. 478–489.
4. Bohlender, G.What do we need beyond IEEE arithmetic? In: Ullrich, C. (ed.) “Computer Arithmetic and Self-Validating Numerical Methods”, Academic Press, New York, NY, 1990, pp. 1–32.
5. Brent, R. P. and Kung, H. Y.A regular layout for parallel adders. IEEE Transactions on ComputersC-31 (1982), pp. 260–264.