Power Optimisation Strategies Targeting the Memory Subsystem
Author:
Panda Preeti Ranjan
Publisher
Springer Netherlands
Reference74 articles.
1. Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J.., Nitta, K., Shridhar, A., Seki, K., and Sasaki, K. (1997) Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on VLSI Systems, 5 (4):417-424. 2. Bellas, N., Hajj, I., and Polychronopoulos, C. (1999) Using dynamic cache management techniques to reduce energy in a high-performance processor. In International Symposium on Low Power Electronics and Design, pages 64-69, San Diego, USA. 3. Bellas, N., Hajj, I.N., Polychronopoulos, C.D., and Stamoulis, G. (2000) Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on VLSI Systems, 8(3): 317-326. 4. Benini, L. and Micheli, G.De (2000) System level power optimization: Tech-niques and tools. ACM Transactions on Design Automation of Electronic Systems, 5(2):115-192. 5. Benini, L., de Micheli, G., Macii, E., Poncino, M., and Quer, S. (1998) Power optimization of core-based systems by address bus encoding. IEEE Trans-actions on VLSI Systems, 6(4):554-562.
|
|