1. A. Abbo, et al., ‘XETAL-II: A 107GOPS, 600 mW Massively-Parallel Processor for Video Scene Analysis”, ISSCC Digest of Technical Papers, San Francisco, 2007
2. R. Goering, ‘Startup Liga promises to rev simulation’, EE Times, 17-07-2006
3. I. Okhura, et al., ‘A novel basic cell configuration for CMOS gate-array’, CICC 1982, pp 307–310, May 1982
4. H.J.M. Veendrick, et al., ‘An efficient and flexible Architecture for High-Density Gate Arrays’, ISSCC Digest of Technical Papers, San Francisco, 1990
5. Xilinx, ‘The future of FPGAs’, Xilinx Web-site, 1998