1. P. Bernardi, M. Rebaudengo, M. Sonza Reorda, Using Infrastructure IPs to support SW-based Self-Test of Processor Cores, IEEE International Workshop on Microprocessor Test and Verification, 2004, pp. 22–27.
2. H. Y. Chang, A Distiguishability criterion to selecting efficient diagnostic tests, Proc. Spring Joint Computer Conference, 1968, pp. 529–534.
3. A. D. Friedman, Fault Detection in Redundant Circuits, IEEE Trans. Computers, Vol. EC-16, February 1967, 99–100.
4. P. Camurati, D. Medina. P. Prinetto, M. Sonza Reorda, A diagnostic test pattern generation algorithm, IEEE International Test Conference, 1990, pp. 52–58.
5. T. Griining, U. Mahlstedt, H. Koopmeiners DI- ATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits, ICCAD-91: IEEE International Conference on Computer Aided Design, Santa Clara, CA (USA), November 1991, pp. 194–197.