Author:
Poiroux Thierry,Vinet Maud,Deleonibus Simon
Reference56 articles.
1. International Technology Roadmap for Semiconductors, 2007 edition.
2. T. Sekigawa and Y. Hayashi, “Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate”, Solid State Electronics, vol. 27, no. 8–9, pp. 827–828, August–September 1984.
3. D. Hisamoto, T. Kaga, Y. Kawamoto and E. Takeda, “A fully depleted lean-channel transistor (DELTA) — a novel vertical ultra-thin SOI MOSFET”, in Technical Digest of IEEE International Electron Device Meeting (IEDM), pp. 833–836, Washington, DC, December 1989.
4. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini and T. Elewa, “Double-gate silicon-on- insulator transistor with volume inversion: A new device with greatly enhanced performance”, IEEE Electron Device Letters, vol. 8, no. 9, pp. 410–412, September 1987.
5. J. P. Colinge, “Multiple-gate SOI MOSFETs”, Solid State Electronics, vol. 48, no. 6, pp. 897–905, June 2004.