1. M. Nikolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings IEEE 17th VLSI Test Symposium, Apr. 1999, pp. 86–94.
2. E. Normand, Single Event Upset at Ground Level, IEEE Transactions on Nuclear Science, Vol. 43, No. 6, Dec. 1996, pp. 2742–2750.
3. M. Alderighi, A. Candelori, F. Casini, S. D’Angelo, M. Mancini, A. Paccagnella, S. Pastore, G. R. Sechi, Heavy Ion Effects on Configuration Logic of Virtex FPGAs, IEEE 11th On-Line Testing Symposium, 2005, pp. 49–53.
4. P. Graham, M. Caffrey, D. E. Johnson, N. Rollins, M. Wirthlin, SEU Mitigation for Half-Latches in Xilinx Virtex FPGAs, IEEE Transactions on Nuclear Science, Vol. 50, No. 6, Dec. 2003, pp. 2139–2146.
5. C. Carmichael, M. Caffrey, A. Salazar, Correcting Single Event Upset Through Virtex Partial Reconfiguration, Xilinx Application Notes, XAPP216, 2000.