1. C. Duvvury and A. Amerasekera, “ESD: a pervasive reliability concern for IC technologies,” Proc. IEEE, vol. 81, no. 5, pp. 690–702, 1993.
2. A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd ed., John Wiley & Sons, 2002.
3. J. Miller, “SPICE-based ESD protection design utilizing diodes and active MOSFET rail clamp circuits,” 2005 EOS/ESD Symposium Tutorial, 2005.
4. R. Merrill and E. Issaq, “ESD Design methodology,” Proc. EOS/ESD Symp., pp. 233–237, 1993.
5. J. Smith and G. Boselli, “A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS processes,” Proc. EOS/ESD Symp., pp. 8–16, 2003.