Publisher
Springer Berlin Heidelberg
Reference7 articles.
1. Yoneda, T., Ryu, H.: Timed trace theoretic verification using partial order reduction. In: Proc. of Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 108–121 (1999)
2. Yoneda, T., Schlingloff, H.: Efficient verification of parallel real-time systems. Formal Method in System Design, 187–215 (1997)
3. Lecture Notes in Computer Science;A. Valmari,1991
4. Dill, D.L.: Trace Theory for Automatic Hierarchical Verification of Speed- Independent Circuits. MIT Press, Cambridge (1988)
5. Yoneda, T.: Verification of abstracted instruction cache of titac2. In: VLSI: Systems on a chip, pp. 373–384. Kluwer Academic Publishers, Dordrecht (1999)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献