Author:
Wang Yu,Huo Zongliang,Cao Huamin,Li Ting,Liu Jing,Pan Liyang,Zhang Xing,Yang Yun,Qiu Shenfeng,Wu Hanming,Liu Ming
Publisher
Springer Science and Business Media LLC
Reference15 articles.
1. Choi S-J, Han J-W, Dong-Il M et al (2010) Fin width (WFIN) dependence of programming characteristics on a dopant-segregated schottky-barrier (DSSB) FinFET SONOS device for a NOR-type flash memory device. Electron Device Lett 31:71–73
2. Compagnoni CM, Chiavarone L, Calabrese M et al (2009) Granular electron injection and random telegraph noise impact on the programming accuracy of NOR flash memories. In: IEEE (eds) Proceedings of the 47th annual IEEE international reliability physics symposium, Montreal, April 2009. IEEE, New York, pp 274–279
3. Chenling H, Chakrabartty S (2010) A temperature compensated array of CMOS floating-gate analog memory. In: IEEE (eds) Proceedings of the international symposium on circuits and systems nano-bio circuit fabrics and systems (ISCAS 2010), Paris, May 30–Jun 02, 2010. IEEE, New York, pp 109–112
4. Chung S-Y, Chan S, Chang K-T et al (2011) A novel fn erasable undercut device containing two physically separated nitride storage nodes per cell suitable for advanced NOR flash memory technology. In: Proceedings of the 3rd IEEE international memory workshop, Monterey, May 2011. IEEE, Piscataway
5. Kadowaki T, Yamakawa Y, Nakamura H et al (2008) A new architecture for high-density high-performance SGT NOR flash memory. IEEE Trans Circuits Syst II Express Briefs 55:551–555