Author:
Kuntavai T.,Jeevanandham A.
Publisher
Springer Science and Business Media LLC
Subject
Geometry and Topology,Theoretical Computer Science,Software
Reference27 articles.
1. Beikahmadi M, Mirabbasi S, Iniewski KK (2015) Design and analysis of a low-power readout circuit for CdZnTe detectors in 0.13-µm CMOS. IEEE Sens J 16(4):903–911
2. Bhuvana BP, Bhaaskaran VK (2018) A novel adiabatic logic for low power VLSI circuit design and power optimization using FinFET. In: VLSI design: circuits, systems and applications. Springer, Singapore, pp 117–126
3. Chakraverty M, Harisankar PS, Ruparelia V (2016) Low power design practices for power optimization at the logic and architecture levels for VLSI system design. In: 2016 international conference on energy efficient technologies for sustainability (ICEETS). IEEE, pp 727–733
4. Chang SY, Wu BC, Liou YL, Zheng RX, Lee PL, Chiueh TD, Liu TT (2019) An ultra-low-power dual-mode automatic sleep staging processor using neural-network-based decision tree. IEEE Trans Circuits Syst I Regul Pap 66(9):3504–3516
5. De BP, Kar R, Mandal D, Ghoshal SP (2016) An efficient design of CMOS comparator and folded cascode op-amp circuits using particle swarm optimization with an aging leader and challengers algorithm. Int J Mach Learn Cybern 7(2):325–344
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献