Author:
Fujinaga Masato,Kotani Norihiko
Reference23 articles.
1. ’Wafer topography simulation’, Process and Device Simulation for MOS-VLSI Circuits, edited by P.Antognetti et al. Martinus Nijhoff Publishers, Boston, 411 1983.
2. G. Oldham, S. N. Nandgaonkar,A.R. Neureuther, and M.M.O’Toole, “A general simulator for VLSI Lithography and etching processes: Part I–Application to Projectin lithography,”IEEE Trans. Electron Devices, Vol. ED-26, pp. 717–722, 1979.
3. G. Oldham, A.R. Neureuther, C. Sung, J.L.Reynolds and S.N. Nandgaonkar,IEEE Trans. Electron Devices, ED-27, p. 1445, 1980.
4. J.Pelka, et al. “Simulation of Dry Etch Process by COMPOSITE,” IEEE Trans. CAD, CAD-7, 154, 1988.
5. J.Lorenz, et al. “COMPOSITE-A Complete Modeling Program of Silicon Tech-nology,” IEEE Trans. CAD, CAD-4, 421, 1985.