1. H. Masuda et al.; ‘TCAD strategy for predictive VLSI memory development’, Technical Digest of IEDM’94, pp. 153–156, Dec. 1994.
2. H. Sato, K. Tsuneno and H. Masuda; ‘Evaluation of two-dimensional transient enhanced diffusion of Phosphorous during shallow junction formation,’ IEICE Trans. Electron., Vol. E-77-C, No. 2, pp. 106–111, Feb. 1994.
3. K. Tsuneno, H. Sato and H. Masuda; ‘Modeling and simulation of anomalous degradation of submicron NMOS’s current-driving due to velocity-saturation effect,’ IEICE Trans. Electron., Vol. E-77-C, No. 2, pp. 161–165, Feb. 1994.
4. G. E. P. Box and N. R. Draper; ‘Empirical model building and response surface, John Wiley and Sons, 1987.
5. H. Masuda, F. Otsuka, Y. Aoki, and S. Satoh, S. Shimada; ‘Response surface method for submicron MOSFETs characterization with variable transformation technology,’ IEICE Trans., E-74, Vol. 6, pp.1621–1633, June 1991.