1. SEMATECH, “The international technology roadmap for semiconductors”, http://public.itrs.net/Home.htm , 2001.
2. A. W. Wieder, “Status, trends and challenges in microelectronics for the next 10 to 15 years”, Electrical Engineering, vol. 79, pp. 79–84, 1996.
3. Y. Taur and E. J. Nowak, “CMOS devices below 0.1pm: How high will perfor mance go?”, IEDM Tech. Dig., pp. 215–218, 1997.
4. Y. Taur, C. H. Wann, and D. J. Frank, “25 nm CMOS design considerations”, IEDM Tech. Dig., pp. 789–792, 1998.
5. IEEE, “International Electron Devices meeeting”, Technical Digest, 2002.