1. Kumar S, Jantsch A, Soininen J P, et al. A Network on Chip Architecture and Design Methodology[C] // Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’02). Pittsburg: IEEE Press, 2002: 117–124.
2. Benini L, de Micheli G. Networks on Chips: A New SoC Paradigm [J]. Computer, 2002, 35(1): 70–78.
3. Henkel J, Wolf W, Chakradhar S. On-Chip Networks: A Scalable, Communication Centric Embedded System Design Paradigm [C] // Proceedings of the IEEE International Conference on VLSI Design. Mumbai: IEEE Press, 2004: 845–851.
4. Duato J, Yalamanchili S, Lionel M. Interconnection Networks—An Engineering Approach [M]. San Francisco: Morgan Kaufmann Publisher, 2003.
5. Ali M, Welzl M, Hellerbrand S. A Dynamic Routing Mechanism for Network on Chip [C] // Proceedings of the 23rd Norchip Conference. Oulu: IEEE Press, 2005: 70–73.