1. J. Tuazon, J. Peterson, M. Pniel and D. Liberman, “Caltech/JPL Mark II Hyper Cube Concurrent Processor,” Proceeding of International Conference on Parallel Processing, Aug. 1985, pp 666–673.
2. K. E. Batcher, “STARAN Parallel Processor System Hardware,” Proc. AFIPS-NCC, Vol. 43, pp 405–410.
3. S. H. Fuller and S. Harbison, “The C.mmp Multiprocessor,” Technical Report, Carnegie Mellon University, 1978.
4. F. Ozguner and M. L. Kao, “A reconfigurable multiprocessor architecture for reliable control of robotic systems,” IEEE Int. Conf. Robotics and Automation, 1985, pp 802–806.
5. S. H. Liebowitz and J. H. Carson, “Multiple Processor System For Real Time Applications,” Prentice-Hall, Inc., 1985.