1. Karnaugh, M.: A map method for synthesis odf combinational logic circuits. Transactions of the AIEE, communications and electronics 72, 593–599 (1953)
2. Quine, W.V.: A way to simplify truth functions. American mathematical monthly 62, 627–631 (1955)
3. McCluskey, E.J.: Minimization of boolean functions. Bell systems technical journals 35, 627–631 (1956)
4. Katz, R.H., Borriello, G.: Contemporary logic design. Prentice-Hall, Englewood Cliffs (2004)
5. Coello, C.A., Christiansen, A.D., Aguirre, A.H.: Automated design of combinational logic circuits using genetic algorithms. In: Int. Conf. on Artificial Neural Nets and Genetic Algorithms, pp. 335–338 (1997)