Author:
Akhtar M. Nishat,Sidek Othman
Publisher
Springer Berlin Heidelberg
Reference22 articles.
1. Pasricha, S., Dutt, N.: On–Chip Communication Architectures: System-on-Chip Interconnect. Morgan Kaufmann, USA (2008)
2. Poletti, F., Bertozzi, D., Benini, L., Bogliolo, A.: Performance Analysis of Arbitration Policies for SoC Communication Architectures. Des. Autom. Embed. Syst. 8(2), 189–210 (2003)
3. Jian, W., Yubai, L., Qicong, P., Taiqiu, T.: A Dynamic Priority Arbiter for Network-on-Chip. In: IEEE International Symposium on Industrial Embedded Systems, pp. 253–256. IEEE Press (2009)
4. Antonopoulos, C., Dimitrios, S.N., Theodore, S.P.: Scheduling Algorithms with Bus Bandwidth Considerations for SMP’s. In: IEEE International Conference on Parallel Processing, pp. 547–554. IEEE Press (2003)
5. Laxmi, N.B.: Analysis of Interconnection Networks with Different Arbiter Designs. J. Parallel Distrib. Comput. 4(4), 384–403 (1987)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献