Author:
Guo Wensheng,Yang Guowu,Le Qianqi,Hung William N. N.
Publisher
Springer Berlin Heidelberg
Reference21 articles.
1. Larrabee, T.: Test pattern generation using Boolean Satisfiability. IEEE Trans. CAD 11(1), 4–15 (1992)
2. Wood, R.G., Rutenbar, R.A.: FPGA routing and routability estimation via Boolean satisfiability. In: International Symposium on Field-programmable Gate Arrays, Monterey, California, United States, pp. 119–125. ACM, New York (1997)
3. Biere, A., et al.: Symbolic Model Checking using SAT procedures instead of BDDs. In: Proc. Design Automation Conference ACM/IEEE, pp. 317–320 (1999)
4. Lecture Notes in Computer Science;P. Bjesse,2001
5. Song, X., et al.: Board-Level Multiterminal Net Assignment for the Partial Cross-Bar Architecture. IEEE Trans. VLSI Systems 11(3), 511–514 (2003)