Author:
Sreenivasa Rao I.,Kumar B. S. N. S. P.,Raghavendra S.,Malleswara Rao V.
Publisher
Springer Berlin Heidelberg
Reference18 articles.
1. Chang, Y.-J., Liao, Y.-H.: Hybrid-Type CAM Design for Both Power and Performance Efficiency. IEEE Trans. Very Large Scale Integration (VLSI) Systems 16, 965–974 (2008)
2. Haigh, J., Clark, L.: Fast Translation Lookaside Buffers for Low power Embedded Microprocessors. Integration: The VLSI Journal 41(4), 509–523 (2008)
3. Pagiamtzis, K., Sheikholeslami, A.: A low-power contentaddressable memory (CAM) using pipelined hierarchical search scheme. IEEE J. of Solid-State Circuits 39(9), 1512–1519 (2004)
4. Wu, Y., Hu, J.: Low-power content addressable memory using 2N-2N2P Circuits. In: Proc. IEEE ICCCAS 2006, Guilin, China, pp. 2657–2661 (June 2006)
5. Arsovski, I., Sheikholeslami, A.: A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories. IEEE J. of Solid-State Circuits 38(11), 1958–(1966)