1. kos Hegedus, A., Maggio, G.M., Kocarev, L.: A ns-2 Simulator Utilizing Chaotic Maps for Network-on-Chip Traffic Analysis. ISCAS (4), 3375–3378 (2005)
2. Ali, M., Welzl, M., Hessler, S.: A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip. In: ITNG 2007, pp. 1027–1032 (2007)
3. Cai, J., Huang, G., Wang, S., et al.: OPNEC-Sim: An Efficient Simulation Tool for Network-on-Chip Communication and Energy Performance Analysis. In: ICSICT 2010, vol. 2, pp. 1892–1894 (2010)
4. Al-Badi, R., Al-Riyami, M., Alzeid, N.: A Parameterized NoC Simulator Using OMNet++. In: ICUMT 2009, pp. 1–7 (2009)
5. Lu, Z., Thid, R., Millberg, M., et al.: NNSE: Nostrum Network-on-Chip Simulation Environment. In: DATE 2005 University Booth Tool Demonstration (March 2005)