Author:
Lucas Alzemiro H.,Amory Alexandre M.,Moraes Fernando G.
Publisher
Springer Berlin Heidelberg
Reference11 articles.
1. Cuviello, M., et al.: Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects. In: IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD 1999), pp. 297–303 (1999)
2. Tang, H.H.K., Rodbell, K.P.: Single-event upsets in microelectronics fundamental physics and issues. Materials Research Society Bulletin 28, 111–116 (2003)
3. Bertozzi, D.: The Data-Link Layer in NoC Design. In: Micheli, G., Benini, L. (eds.) Networks on Chips: Technology and Tools, p. 408. Morgan Kaufmann, San Francisco (2006)
4. Zimmer, H., Jantsch, A.: A Fault Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip. In: Hardware/Software Codesign and System Synthesis (CODES+ISSS 2003), pp. 188–193 (2003)
5. Bertozzi, D., Benini, L.: Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-Chip. IEEE Circuits and Systems Magazine 4(2), 18–31 (2004)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献