1. M. Abadi and L. Lamport. The existence of refinement mappings. Research report, DEC Systems Research Center, 1988.
2. C. Barrett, D. Dill, and J. Levitt. Validity checking for combinations of theories with equality. In M. Srivas and A. Camilleri, editors, Proc. FMCAD’ 96, LNCS 1166, pages 187–201. Springer, 1996.
3. A. Bartsch, H. Eveking, H.-J. Faerber, M. Kelelatchew, J. Pinder, and U. Schellin. LOVERT-a logic verifier of register-transfer level descriptions. In L. Claesen, editor, Proc. IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design, Vol. II, pages 247–256. North-Holland, 1990.
4. B. Becker and R. Drechsler. How many decomposition types do we need? In Proc. ED&TC’95, pages 438–443, 1995.
5. A.J. Bernstein. Analysis of programs for parallel processing. IEEE Transactions on Computers, 15:757–763, 1966.