1. Hsiao, C.-C., Chung, C.-P., Yang, H.-C.: A Hierarchical Primitive Lists Structure for Tile-Based Rendering. International Conference on Computational Science and Engineering (SCE) 2, 408–413 (2011)
2. Kim, J.-S., Kim, D.-H., Lee, K.-Y., Kwon, Y.-S., Eum, N.-W., Lee, C.: A Hierarchical Tiling Algorithm for Tile Based Rendering with Global Scratch Counter under Multi Core Environment. In: TENCON, pp. 197–200 (2011)
3. Oliver, J.Y., Rao, R., Brown, M., Mankin, J., Franklin, D., Chong, F.T., Akella, V.: Tile Size Selection for Low-power Tile-based Architectures. In: Conference on Computing Frontiers, pp. 83–94 (2006)
4. Silpa, B.V.N., Krishnaiah, G., Panda, P.R.: Rank Based Dynamic Voltage and Frequency Scaling for Tiled Graphics Processors. In: International Conference Hardware/Software Codesign and System Synthesis, pp. 3–12 (2010)
5. Antochi, I., Juurlink, B., Vassiliadis, S., Liuha, P.: Scene Management Models and Overlap Tests for Tile-based Rendering. In: Euromicro Symposium Digital System Design, pp. 424–431 (2004)