A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture
Author:
Wada Yasutaka,Hayashi Akihiro,Masuura Takeshi,Shirako Jun,Nakano Hirofumi,Shikano Hiroaki,Kimura Keiji,Kasahara Hironori
Publisher
Springer Berlin Heidelberg
Reference32 articles.
1. Hammond, L., Hubbert, B.A., Siu, M., Prabhu, M.K., Chen, M., Olukotun, K.: The stanford hydra CMP. IEEE Micro 20, 71–84 (2000) 2. ARM Limited: ARM11 MPCore Processor Technical Reference Manual (2005) 3. Friedrich, J., McCredie, B., James, N., Huott, B., Curran, B., Fluhr, E., Mittal, G., Chan, E., Chan, Y., Plass, D., Chu, S., Le, H., Clark, L., Ripley, J., Taylor, S., Dilullo, J., Lanzerotti, M.: Design of the Power6 microprocessor. In: Digest of Technical Papers of the 2007 IEEE International Solid-State Circuits Conference, pp. 96–97 (February 2007) 4. Taylor, M.B., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, J.W., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S., Agarwal, A.: The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro 22, 25–35 (2002) 5. Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In: Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 422–433 (June 2003)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. OSCAR Parallelizing and Power Reducing Compiler and API for Heterogeneous Multicores : (Invited Paper);2021 IEEE/ACM Programming Environments for Heterogeneous Computing (PEHC);2021-11 2. HPVM;ACM SIGPLAN Notices;2018-03-23 3. HPVM;Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming;2018-02-10
|
|