Author:
Llorente Daniel,Karras Kimon,Wild Thomas,Herkersdorf Andreas
Publisher
Springer Berlin Heidelberg
Reference22 articles.
1. Mudigonda, J., Vin, H.M., Yavatkar, R.: Overcoming the memory wall in packet processing: hammers or ladders? In: Proceedings of the 2005 ACM Symposium on Architecture for Networking and Communications Systems (2005)
2. Karras, K., Llorente, D., Wild, T., Herkersdorf, A.: Improving Memory Subsystem Performance in Network Processors with Smart Packet Segmentation. In: SAMOS IC VIII, Samos, Greece, July 21-24 (2008)
3. Intel IXP12xx Network Processor, www.intel.com/design/network/products/npfamily/ixp1200.htm
4. Allen, J.R., Bass, B.M., Basso, C., Boivie, R.H., Calvignac, J.L., Davis, G.T., Frelechoux, L., Hed-des, M., Herkersdorf, A., Kind, A., Logan, J.F., Peyravian, M., Rinaldi, M.A., Sabhikhi, R.K., Siegel, M.S., Waldvogel, M.: IBM PowerNP network preocessor: Hardware, software and applications. IBM Journal of Research and Development 47(2/3), 177–193 (2003)
5. Freescale C-5e Network Processor, www.freescale.com/webapp/sps/site/prod_summary.jsp?code=C-5E&nodeId=01M994862703126