1. Amerasekera, M.A., Duvvury, C.: ESD in Silicon Integrated Circuits. Wiley, New York (1995)
2. Ming-Dou, K., Wen-Yi, C., Wuu-Trong, S., Wei, I.J.: New Ballasting Layout Schemes to Improve ESD Robustness of I/O Buffers in Fully Silicided CMOS Process. IEEE Transactions on Electron Devices 56(12), 3149–3159 (2006)
3. Ming-Dou, K., Jia-Huei, C.: Self-Substrate-Triggered Technique to Enhance Turn-On Uniformity of Multi-Finger ESD Protection Devices. IEEE Solid-State Circuits 41(11), 2601–2609 (2006)
4. Kwang-Hoon, O., Duvvury, C., Banerjee, K., Dutton, R.W.: Analysis of non-uniform ESD current distribution in deep submicron NMOS transistors. IEEE Transactions on Electron Devices 49(12), 2171–2182 (2002)
5. Kwang-Hoon, O., Duvvury, C., Banerjee, K., Dutton, R.W.: Investigation of gate to contact spacing effect on ESD robustness of salicided deep submicron single finger NMOS transistors. In: Proceedings of 40th Annual Reliability Physics Symposium, pp. 148–155 (2002)