Author:
Verma Sweta,Biswas Ranjit,Singh J. B.
Publisher
Springer Berlin Heidelberg
Reference21 articles.
1. Verma, S., Biswas, R., Singh, J.B.: Modified Architectural Support for predicate execution of Instruction level parallelism. International Journal of Computer and Electrical Engineering, IJCEE (April 2010)
2. Aho, V., Sethi, R., Ullman, J.D.: Compilers: Principles, Techniques and Tools. Addison-Wesley Publishing Company, Reading (1986)
3. Colwell, R.P., et al.: A VLIW Architecture for a Trace Scheduling Compiler. IEEE trans. on Computers (August 1988)
4. Rajagopalan, S., Rajan, S.P., Malik, S., Rigo, S., Araujo, G., Takayama, K.: A Ratargetable VLIW Compiler.Framework for DSP with Instruction Level Parallelism. IEEE Transactions on Computer –Aided Design Of Integrated Circuits and Systems 20(11) (November 2001)
5. Chen, P.-S., Hwang, Y.-S., Ju, R.D.-C., Lee, J.K.: Interprocedural Probabilistic Pointer Analysis. IEEE Transaction on Parallel and Distributed Systems 15(10) (October 2004)