1. Sinharoy, B., Kalla, R.N., Tendler, J.M., Eickemeyer, R.J., Joyner, J.B.: POWER5 system microarchitecture
2. Le, H.Q., Starke, W.J., Fields, J.S., O’Connell, F.P., Nguyen, D.Q., Ronchetti, B.J., Schwarz, W.M., Vaden, M.T.: IBM POWER6 microarchitecture. IBM Journal of Research & Development 51(6) (November 2007)
3. Burns, D.: Pre-Silicon Validation of Hyper-Threading technology. Intel Technology Journal, 16-21 (February 2002)
4. Kumar, J.: UltraSPARC Processor Emulation Verification: Getting HW/SW right the first time. DesignCon (2007),
http://www.cdnusers.org/community/incisive/vtp_designcon2007_JaiKumar.pdf
5. EE-Times: POWER7,
http://www.eetimes.com/news/semi/showArticle.jhtml?articleID=219400955J