1. Fang, C., Huang, C., Wang, J., Yeh, C.: Fast and compact dynamic ripple carry adder design. In: IEEE Asia-Pacific Conf. on ASIC, pp. 25–28 (2002)
2. Bedrij, O.: Carry-select adder. IRE Trans. Electron. Comput. 11, 340–346 (1962)
3. Alioto, M., Palumbo, G.: Optimized design of carry-bypass adders. In: European Conf. on Circuit Theory and Design, pp. 245–248 (2001)
4. Chen, J.: Parallel-prefix structures for binary and modulo {2n-1,2n,2n+1} adders. PhD thesis, Oklahoma State University (2008)
5. Zimmermann, R.: Binary adder architectures for cell-based VLSI and their synthesis. PhD thesis, Swiss Federal Institute of Technology (1997)