Author:
Gligor Marius,Fournel Nicolas,Pétrot Frédéric,Colas-Bigey Fabien,Fouilliart Anne-Marie,Teninge Philippe,Coppola Marcello
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. Baker, M.A., Parameswaran, V., Chatha, K.S., Li, B.: Power reduction via macroblock prioritization for power aware h.264 video applications. In: CODES/ISSS 2008: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, pp. 261–266. ACM, New York (2008)
2. Bellard, F.: QEMU, a Fast and Portable Dynamic Translator. In: USENIX 2005 Annual Technical Conference, FREENIX Track, pp. 41–46 (2005)
3. Coppola, M., Grammatikakis, M., Locatelli, R., Maruccia, G., Pieralisi, L., Mafie, F.: System-on-chip design and technologies. In: Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC, p. 288. CRC Press, Boca Raton (2008)
4. Gligor, M., Fournel, N., Pétrot, F.: Using binary translation in event driven simulation for fast and flexible mpsoc simulation. In: 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, Grenoble, France, October 2009, pp. 71–80 (2009)
5. Hommais, D., Pétrot, F.: Efficient combinational loops handling for cycle precise simulation of system on a chip. In: Proceedings of the 24th Euromicro Conference, Vesteras, Sweden, vol. 1, pp. 51–54 (1998)