5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs-Reference-Cited by-同舟云学术

5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs

Published:2011 Issue: Volume: Page:121-144
ISSN:1876-1100
Container-title:Design of Digital Systems and Devices
language:
Short-container-title:

Author:

Rawski Mariusz,Tomaszewicz Paweł,Borowik Grzegorz,Łuba Tadeusz

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-642-17545-9_5.pdf

Reference31 articles.

1. Adamski, M., Barkalov, A.: Architectural and Sequential Synthesis of Digital Devices. University of Zielona Góra Press, Zielona Góra (2006)

2. Ashar, P., Devadas, S., Newton, A.R.: Sequential Logic Synthesis. Kluwer Academic Publishers, Norwell (1992)

3. Astola, J.T., Stanković, R.S.: Fundamentals of Switching Theory and Logic Design. Springer, Heidelberg (2006)

4. Barkalov, A., Węgrzyn, M.: Design of control units with programmable logic. University of Zielona Góra Press, Zielona Góra (2006)

5. Borowik, G.: Finite state machines synthesis for FPGA structures with embedded memory blocks. PhD thesis, Faculty of Electronics and Information Technology, Warsaw University of Technology, Warsaw (2007) (in Polish)

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimization of a Mealy Automaton Circuit in a Mixed Element Basis;Cybernetics and Computer Technologies;2023-09-29

2. VLSI-based Logic Synthesis;Lecture Notes in Electrical Engineering;2022

3. Mixed Encoding of Collections of Microoperations for a Microprogram Finite-State Machine;Cybernetics and Systems Analysis;2020-05

4. Synthesis of a Four-Level Schema of a Combined Automaton;Control systems and computers;2019-11

5. Mixed Encoding of Collections of Output Variables for LUT-Based Mealy FSMs;Journal of Circuits, Systems and Computers;2019-07