1. Moore GE, Cramming more components onto integrated circuits, Electronics, 38, 114–117, (1965).
2. Tatsumi T, and Furukawa A, Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation, Technical Digest of the International Electron Device Meeting, 841–844, (1997).
3. Wettstein A, Penzin O, Lyumkis E, et al., Random dopant fluctuation modelling with the impedance field method, Proceedings of International Conference on Simulation of Semiconductor Devices and Processes, 91–94, (2003).
4. Ohtou T, Sugii N, and Hiramoto T, Impact of parameter variations and random dopant fluctuations on short-channel fully depleted SOI MOSFETS with extremely thin box, IEEE Electron Device Letters, 28, 740–742, (2007).
5. Cressler JD and Niu G, Silicon-Germanium Heterojunction Bipolar Transistors. Norwood, MA: Artech House, 2003.